Live opening · Posted 10 days ago

RTL2GDS, Product Engineering Architect

Cadence Design Systems · SAN JOSE
Workday
You are 10 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 10 days ago
CompanyCadence Design Systems
LocationSAN JOSE
SourceWorkday
Listed10 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
1 min from Workday publishing this role to us finding it
1 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
15,796 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This position presents an exciting opportunity within Cadence’s Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you’ll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. As a Product Engineer, you will serve as a key technical resource, providing place-and-route expertise to both Cadence customers and internal development teams.
Candidates should bring a strong motivation and energy, along with a thorough understanding of ASIC design methodologies across all stages of the RTL to GDSII flow. Hands-on experience with timing closure and PPA optimization at 7nm and below is essential. Your analytical strengths will be vital in diagnosing customer challenges and delivering well-organized solutions. Excellent communication skills are required to ensure clear and effective collaboration.
Responsibilities for this role include supporting Cadence’s digital products, tracking and resolving customer issues alongside R&D and release teams, and conducting design benchmarks. You will also develop innovative flows and methodologies tailored to customer needs.
To qualify, applicants must possess a
BS in Electrical Engineering with at least seven years of experience in digital implementation as either a design or product engineer
Candidates should demonstrate a solid understanding of VLSI physical design and timing analysis, including familiarity with clock tree synthesis, routing optimization, and silicon signoff challenges
Experience with industry-standard EDA tools for synthesis, physical design, and signoff at 7nm and below nodes is required
Proficiency in scripting languages or AI tools for productivity enhancement will be considered an asset
Strong verbal and written communication skills
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App