Live opening · Posted 10 days ago

Intern - Characterization and Support (Fall 2026)

Cadence Design Systems · SAN JOSE
Workday
You are 10 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 10 days ago
CompanyCadence Design Systems
LocationSAN JOSE
SourceWorkday
Listed10 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
1 min from Workday publishing this role to us finding it
51 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
21,196 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern. (local candidates will be considered)
Intern will be responsible for validating both system-level and electrical performance of internal silicon test chips.
The role includes debugging silicon issues in close collaboration with analog and digital design teams, and delivering high-quality characterization reports.
The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
The candidate is expected to be strongly motivated by the prospect of driving system and electrical testing efforts for identifying silicon issues and being involved in debug efforts for the same.
Very good fundamentals in analog and digital electronics, RTL, Signal integrity, control systems.
Strong analytical and problem-solving skills
Requirements
Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience
Excellent written and verbal communication skills
Ability to work collaboratively in a team environment
Prior experience in the hardware semiconductor or electronics industry is a plus
Experience with script-based test automation in Python, C or other scripting tools is a plus.
As this role is expected to be employed in San Jose during the Fall semester, applicants should ideally be attending a local school. Candidate should be able to prove they can work fulltime hours in San Jose during the Fall. Also need to have legal authorization to work in the US.
The annual salary range for California is $40/hr to $69/hr. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
We’re doing work that matters. Help us solve what others can’t.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App