Live opening · Posted 8 days ago

Design Verification Engineer

Cyient · Greater Hyderabad Area (On-site)
Linkedin No
You are 8 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 8 days ago
CompanyCyient
LocationGreater Hyderabad Area (On-site)
Work modeNo
SourceLinkedin
Listed8 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
6 min from Linkedin publishing this role to us finding it
3 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
16,165 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Job Summary:**
CYIENT SEMICONDUCTORS PRIVATE LIMITED is seeking a skilled Design Verification Engineer to join our dynamic team. This role involves developing and executing comprehensive verification plans to ensure the functional correctness and quality of complex semiconductor designs.
Job Responsibilities:**
* Develop and implement robust verification test plans and test benches for complex digital and mixed-signal designs.
* Create and execute verification test cases using various methodologies (e.g., UVM, Specman, Vera, SystemVerilog).
* Perform functional and formal verification to identify and debug design flaws.
* Analyze coverage metrics (code, functional, assertion) and drive improvements to achieve verification closure.
* Collaborate closely with design engineers to understand specifications and contribute to design quality.
* Develop and maintain verification environments and automation scripts.
* Participate in design reviews and provide constructive feedback.
* Generate detailed verification reports and documentation.
* Stay updated with the latest verification methodologies, tools, and industry trends.
Job Qualifications:**
* Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
* 2+ years of experience in ASIC/SoC design verification.
* Strong proficiency in SystemVerilog, UVM, and other industry-standard verification languages/methodologies.
* Experience with advanced verification techniques such as assertions (SVA), formal verification, and constrained-random verification.
* Familiarity with scripting languages like Perl, Python, or Tcl.
* Knowledge of digital design principles and computer architecture.
* Experience with industry-standard EDA tools (simulators, waveform viewers, debuggers).
* Excellent problem-solving, analytical, and debugging skills.
* Strong communication and interpersonal skills, with the ability to work effectively in a team environment.
* Prior experience with pre-silicon verification of complex IP blocks or SoC subsystems is highly desirable.

Work arrangement
No

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App