Live opening · Posted 8 days ago

I/O Design Engineer

VMware (Broadcom) · Singapore-Yishun
Workday
You are 8 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 8 days ago
CompanyVMware (Broadcom)
LocationSingapore-Yishun
SourceWorkday
Listed8 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
0 min from Workday publishing this role to us finding it
1 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
16,056 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Role Overview
Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.
Responsibilities
Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
Run simulations to validate AC/DC performance, signal integrity, jitter and power.
Perform transistor reliability and EMIR analysis.
Work closely with layout teams to oversee physical design and verification.
Build Verilog, Synopsys Liberty and IBIS models.
Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
Support chip-level integration and silicon bring-up in test chips and customer products.
Technical Skills and Requirements
MS or PhD in Electrical Engineering.
6+ years of I/O or analog circuit design experience.
Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
Familiarity with ESD, EMI and Signal Integrity.
Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App