Senior Principal SI/PI engineer

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact.
Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees.
The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success
Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests
You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day
Principal SI/PI Engineer
This is a unique opportunity to join the HPP IP R&D Group at Cadence Design Systems.
We are looking for a Sr Principal SI/PI Engineer who will be a key contributor to our advanced high speed IP products. This is a hands-on technical position.
Main Job Tasks and Responsibilities:
Work on test chip package design SI/PI optimization and verification.
Work on evaluation board design optimization for best SI/PI performance.
Provide extracted and measured channel models for chip designers in the R&D team.
Help with package and PCB SI/PI design guidelines and customer support on SI/PI related inquiries.
Review customer package and board designs and simulation results. Help with providing feedback to customers to ensure best possible performance of our IP in their ASIC.
Work on link performance simulations using S-parameter channel models and IBIS-AMI behavioral models.
Help with SI/PI related debug of test chips or customer ASICs in the lab.
Position Requirements:
M.S. or Ph.D. Electrical Engineering (or similar degree)
9+ years of experience preferably working with high speed SerDes and PHYs
Good understanding of high speed SerDes architecture
Hands on lab experience with instruments like high speed oscilloscopes, TDRs, VNAs, spectrum analyzers, etc.
Fluent with using 3D and 2.5D extraction tools like Sigrity Clarity/PowerSI or Ansys HFSS/SIwave
Experience with IBIS-AMI model simulations
Experience with simulation result to lab measurement correlation
Good understanding of PCB and FCBGA design rules and requirements
Strong debugging and problem-solving skills
Excellent communication and presentation skills to effectively communicate with both customers and internal stake holders

Work arrangement
No