Live opening · Posted 9 days ago

Senior Design Verification Engineer

Mulya Technologies · Greater Bengaluru Area (Hybrid)
Linkedin No
You are 9 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 9 days ago
CompanyMulya Technologies
LocationGreater Bengaluru Area (Hybrid)
Work modeNo
SourceLinkedin
Listed9 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
2 min from Linkedin publishing this role to us finding it
11 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
73,883 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Top 100 Global Semiconductor MNC in the world
Senior Engineer / Staff Design Verification Engineer
Bangalore
Description
We are a innovative enterprise that designs, develops, and delivers System-on-Chip products to customers worldwide. The company is focused on AR/VR, imaging, networking, storage, and other dynamic technologies that drive today’s leading-edge applications. We combine world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers. Founded in 2015, We are headquartered in Japan, and have offices in Japan, Asia, United States and Europe to lead its product development and sales activities.
Primary Responsibilities Inclu
de:
Responsible for all aspects of verification methodology employed and for ensuring the application of uniform standards and adoption of best practi
ces.Work and liaison with other Design Verification teams within our customer sites to identify holes in the design verification flow and implement corrective act
ion.Overall, responsible for verification of ASIC designs To include such things
as:Design Verification – Implement test benches in UVM and Sytem Verilog, run regressions at RTL and gate level, generate and report DV metrics with respect to bug tracking and code coverage,debug failures and providefeedback to the designt
eam.Responsible for oversight and completion of debugging problems and troubleshooting in Real Time. This includes being responsible forDebugging Designs for High throughput, Low Latency of Pipeline and DynamicPower Management at full system le
vel.Setup Verification Regression suites at RTL Level & Corresponding NetlistLevel after Synthesis to test any/all Cornercase conditi
ons.Work closely with design team to ensure the Company is meeting design requirements for projects. This may include: review of specifications, understanding chip architecture, developing tests & coverage plans, and defining methodology & test benc
hes.Work closely with Custom SoC department to provide great customer service to our clients and the projects at hand. Support, encourage and drive timelyand accurate deliverables with customers withinsched
ules
Necessary Qualificat
ions:
BS or MS in Computer Science or Electrical Engine
ering.5-10+ years of industry experience bringing silicon ICs into high volume produ
ction.Must have strong experience wit
h UVM.Must have a full chip verification expe
rienceExperience of leading a single pr
oject.Knowledge of industry standard interfaces. Extensive Familiarity with Verilog, Simulation tools & demonstrated ability to debug Problems & Troubleshoot in Rea
lTime.Sound knowledge of ARMv8, interconnect, memory coherence and memory archite
cturesFamiliarity with Formality & most popular Verification Tools. (Key knowledge should include such topics as: IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Reference Board bring up verification, Silicon Bring up, DFx, Low Power Verific
ation)Expertise in writing Perl / Python , awk, sed & Common Scripts to automate the Verification Tasks for CPU plus all Chip peripherals – USB, PCIe, MIPI, SDIO, PCI E & DDR Controllers.Advanced knowledge of ASIC design and verification flow including RTL design, simulation, test bench development, regression, equivalence checking, timing analysis, scan insertion and test pattern gene
ration
Experience with low-level programming of systems in
C/C++.Experienced in writing scripts in languages such as Perl, Python, an
d Tcl.Functional understanding of constrained random verification process, functional coverage, and code coverage.Low power verification UPF
Team player with excellent communication skills and the desire to take on diverse chall
enges.Customer interaction
Other Qualifications:
Good knowledge of low power camera and imaging systems is a plus
Experience with formal verification tools is
a plus.CPU Security,Secure boot, SecureJTAG
Familiarity with ARM architecture
Familiarity with scripting/programming with Perl/Python, Tcl, C/C++
Contact:Uday
Mulya Technologies
muday_bhaskar@yahoo.com"
Mining The Knowledge Community"

Work arrangement
No

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App