Live opening · Posted 6 days ago
At a glance
The key details from the original listing.
Your early-applicant advantage
Live timing from JobBeeper.
About the role
Description supplied by the original job listing.
Job Requirements
Design and Implementation: Design and implement microarchitecture/RTL features for processors and platform products.
Team Leadership: Manage, mentor, and set goals for a team of digital engineers involved in design, synthesis, and timing.
PPA Optimization: Oversee design reviews to optimize Power, Performance, and Area (PPA) metrics.
Cross-Functional Collaboration: Partner with architecture, verification, and physical design teams.
Sign-off & Debug: Drive resolution on complex bugs, logic issues, and sign-off checks.
Architecture Knowledge: Familiarity with ARM or RISC-V processors, bus protocols (AXI/AHB), and high-speed interfaces (PCIe, USB, DDR).
Sign-off Methodologies: Experience with Static Timing Analysis (STA), Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).
Work arrangement
No
More openings worth a look
Recently tracked roles with full details and direct application links.