Live opening · Posted 4 days ago
At a glance
The key details from the original listing.
Your early-applicant advantage
Live timing from JobBeeper.
About the role
Description supplied by the original job listing.
Job Requirements
in IP/Sub-system GLS and Low-Power, PCIe experience would be an add-on.
Verifying ASIC design, architecture, and micro-architecture of memory sub-systems/units using advanced verification methodologies.
Developing test plans, tests, and verification infrastructure for complex IPs/sub-systems.
Building reusable bus functional models, monitors, checkers, and scoreboards following coverage-driven verification methodology.
Performing functional coverage-driven verification closure and working with architects, designers, and verification teams.
Collaborating with RTL designers, architects, and cross-functional teams to understand design intent and identify verification gaps.
Identifying coverage holes, developing targeted tests, and tracking progress to closure.
Participating in specification reviews, design reviews, and verification plan reviews.
Work arrangement
No
More openings worth a look
Recently tracked roles with full details and direct application links.