Live opening · Posted 3 days ago
At a glance
The key details from the original listing.
Your early-applicant advantage
Live timing from JobBeeper.
About the role
Description supplied by the original job listing.
Employment Eligibility Statement:
Due to specific project and client requirements, this position is open to U.S. Citizens and U.S. Lawful Permanent Residents (Green Card holders). Sponsorship is not available at this time.
Danta Technologies evaluates all candidates in compliance with the Immigration and Nationality Act (INA) and EEOC guidelines. All hiring decisions are made without regard to race, color, religion, sex, gender identity, sexual orientation, national origin, age, disability, veteran status, or any other protected characteristic.
Job Title: Physical Design Engineer
Remote position
Time Zone: PST preferred
Location requirements: USA only
Long term position
Pay rate - $65/hr on W2/Danta Technologies payroll (OR) $75/hr on C2C
We are seeking a highly skilled Physical Design Engineer to drive block-level implementation and optimization activities for advanced ASIC/SoC designs. The ideal candidate will have strong expertise in physical design flow, timing, power, area optimization, and tape-out support.
Key Responsibilities:
Execute block-level physical design implementation from floorplan to tape-out.
Develop and optimize floorplans, macro placement, and power-aware design methodologies.
Perform placement optimization to achieve timing, power, area, and congestion targets.
Drive Clock Tree Synthesis (CTS), routing, and ECO implementation activities.
Support timing analysis, timing closure, and signoff readiness.
Optimize design utilization, congestion, and routability across implementation stages.
Perform DFM-related fixes and support signoff closure requirements.
Collaborate with STA, DFT, and RTL teams to resolve implementation issues.
Support tape-out activities and ensure design quality requirements are met.
Develop automation scripts using TCL, Perl, and Python to improve design productivity.
Required Qualifications:
Strong understanding of ASIC physical design and implementation flow.
Hands-on experience with Synopsys Fusion Compiler.
Experience in floorplanning, placement, CTS, routing, and ECO implementation.
Knowledge of timing analysis fundamentals and timing closure methodologies.
Understanding of congestion management, utilization optimization, and routing concepts.
Familiarity with LEF/DEF, Liberty, Verilog, and standard physical design file formats.
Basic understanding of IR Drop, EM analysis, and Physical Verification flows.
Strong scripting skills in TCL, Perl, and/or Python.
Excellent debugging, problem-solving, and teamwork skills.
Preferred Qualifications:
Experience with advanced technology nodes and full-chip implementation.
Exposure to signoff tools, DFM methodologies, and successful tape-out cycles.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Danta offers a compensation package to all W2 employees that are competitive in the industry. It consists of competitive pay, the option to elect healthcare insurance (Dental, Medical, Vision), Major holidays and Paid sick leave as per state law.
The rate/ Salary range is dependent on numerous factors including Qualification, Experience and Location.
Work arrangement
Yes
More openings worth a look
Recently tracked roles with full details and direct application links.