Live opening · Posted 2 days ago

Staff Physical Design Engineer ( Tier1 colleges like IIT / NIT /IIIT)

EnCharge AI · Greater Bengaluru Area (Hybrid)
Linkedin Hybrid
You are 2 days behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 2 days ago
CompanyEnCharge AI
LocationGreater Bengaluru Area (Hybrid)
Work modeHybrid
SourceLinkedin
Listed2 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
5 min from Linkedin publishing this role to us finding it
9 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
73,617 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

(www.enchargeai.com)
Staff Physical Design Engineer ( Tier1 colleges like IIT / NIT /IIIT)
Location: Greater Bengaluru Area (Hybrid)-2 days office/3 days-Home
About Company:
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
About the Role
We are seeking a highly experienced Senior Staff Physical Design Engineer with a strong background in chip-level implementation and EDA tools. The ideal candidate will have deep expertise in physical design, timing closure, and low-power design.
Qualifications
7-10 years of experience in physical design (excluding other areas such as logic design or CAD).
Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools (must-have).
Strong knowledge of timing concepts and timing closure techniques for chip design.
Experience with both top-level and block-level physical design is required; experience with hierarchical floorplanning is a plus.
Proficiency in low-power design concepts and debugging is necessary.
Experience with EM/IR checks, debugging, and issue resolution, including power grid verification, is required.
Strong scripting skills in TCL or Python for automation are important.
Understanding of process concepts is needed for physical verification as part of routing tasks.
Experience with physical design methodology and flow setup is preferred; this role will involve advanced flow evaluations.
Additional experience in areas such as PDK management or foundry tapeout processes is a plus
skills
Contact
Cadence
innovus
tempus
genus
voltus
primetime
redhawk
joules
pegasus
pdk
contact
Uday
muday_bhaskar@yahoo.com
Mulya Technologies
"Mining the Knowledge Community"

Work arrangement
Hybrid

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App