Live opening · Posted 1 day ago
STA Engineer
HrdWyr · Bangalore Urban, Karnataka, India (On-site)
You are 1 day behind. JobBeeper subscribers saw this role while it was still new.
At a glance
The key details from the original listing.
CompanyHrdWyr
LocationBangalore Urban, Karnataka, India (On-site)
Work modeNo
Source
Linkedin
Listed1 day ago
Your early-applicant advantage
Live timing from JobBeeper.
10 min
from Linkedin publishing this role to us finding it
9 min
median time from a role going live to a subscriber being told
6 hours
subscribers had this role before this page existed
73,399
roles found in the last 24 hours — the newest are not on this site yet
About the role
Description supplied by the original job listing.
Job Description:
Responsible for chip level STA convergence from early stages to signoff.
Participate in top level floor plan and clock planning.
IP & SoC timing constraints definition for all modes including DFT
Constraints quality check
Multimode-multi corner timing analysis.
Timing ECO generation.
Block and SoC level timing convergence.
Block and SoC level Synthesis.
Block and SoC level equivalence check.
Experience Required:
5 to 8 years of experience in SOC level timing convergence
Synthesis and equivalence check
Strong timing concepts
Working knowledge of low power design involving multiple power domains.
Proficiency in scripting languages such as TCL, Perl, or Python for automation.
Familiarity with industry-standard EDA tools for STA like Tempus and PrimeTime
Exposure to complex design having multiple asynchronous clocks.
Work arrangement
No
More openings worth a look
Recently tracked roles with full details and direct application links.
Good roles move before most people even see them.
Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →