Live opening · Posted 6 hours ago

Junior DV and FPGA Prototyping Engineer

Capgemini Engineering · Rivne, Lviv, Ukraine (Remote)
Linkedin Yes
You are 6 hours behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 6 hours ago
CompanyCapgemini Engineering
LocationRivne, Lviv, Ukraine (Remote)
Work modeYes
SkillsPrototyping, Python
SourceLinkedin
Listed6 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
10 min from Linkedin publishing this role to us finding it
2 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
72,090 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.
Your Role
Your on-job tasks would consist of:
Studying AMD Vivado and Vitis IDE
Modelling (Python) and RTL implementation (System Verilog) of the proposed image and/or audio processing algorithms
Building FPGA environment and debug of the implemented RTL design using Zybo Z7 board
Building SV based verification environment for simple RTL designs like FIFO, UART.
We’d expect you to learn:
OOP concepts in System Verilog (classes, inheritance, polymorphism)
Constrained randomization (rand variables, constraints, inline constraints, conflict solving)
Functional coverage (covergroups, coverpoints, cross coverage, bins)
Assertions (simple SVA properties checks)
Studying UVM methodology
Wrapping SV based environment into UVM
Shell and Python scripting
Mandatory Qualifications
Bachelor’s/Master’s Degree in Electronics or related fields
Good understanding of digital logic design basics
Basics of IC design & verification using System Verilog
Beginner’s experience with EDA tools (AMD Vivado (Xilinx), Intel Quartus (Altera), Cadence, Synopsys or similar)
Understanding OOP concepts
Beginner’s level of English or higher
Optional Qualifications You May Have
FPGA design using HDL (Verilog, VHDL) or schematics editor
CPU architecture knowledge, embedded SW development
Scripting using Bash, Python, TCL etc.
Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, generative AI, cloud and data, combined with its deep industry expertise and partner ecosystem.

Work arrangement
Yes

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App