Live opening · Posted 13 hours ago

Lead Customer Engagement Engineer

Cadence Design Systems · SHANGHAI
Workday
You are 13 hours behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 13 hours ago
CompanyCadence Design Systems
LocationSHANGHAI
SourceWorkday
Listed13 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
5 min from Workday publishing this role to us finding it
12 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
71,053 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
As an integral member of the HSV Customer Support Team, you will work with our customers and field AE teams and R&D groups to provide technical support for our Palladium, Protium and Virtual Protocol (PDAPP) products. You will enjoy the experience and challenge in working with a broad spectrum of designs and customers.
Responsibilities includes:
Taking ownership and quickly drive to resolution product issues reported by field AEs and customers.
Debug customer reported failures, produce test cases to replicate failure and log issues with HSV R&D teams.
Recommend potential workaround or application level solutions to customers when necessary.
Test R&D fixes/patches.
Work with customer and internal groups to spec out enhancement requests.
Testing new product features for future s/w releases or h/w platform, including participation in internal beta activities.
Position Requirements:
Requires a BS-EE/CE (MS-EE/CE preferred) with a minimum of 5 years experience in design and/or verification of complex digital designs, or Applications engineering/technical support role.
Strong knowledge of design debug techniques and a strong understanding in logic design.
Knowledgeable in verification methodologies for complex EDA environments.
Proficiency in HDL language like Verilog, System Verilog and VHDL. Ability to create test cases to replicate customer issues quickly.
Proficiency in Unix/Linux scripting languages (ksh/bash/csh).
Proficiency in PCIe, USB and Ethernet protocol.
Proficiency in TBA, SVA, SV coverage, Low Power(UPF). UVM experience is a plus.
Experience with emulation, Cadence's Palladium product preferred.
Excellent communication skills. Must have ability to communicate complex issue to internal teams and customers in a clear and concise manner.
Occasional travel may be required to resolve critical customer issues.
undefined
We’re doing work that matters. Help us solve what others can’t.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App