Live opening · Posted 5 days ago

Senior Static Timing Analysis (STA) Engineer

LeadSoc Technologies Pvt Ltd · Bengaluru, Karnataka, India (On-site)
Linkedin No
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 5 days ago
CompanyLeadSoc Technologies Pvt Ltd
LocationBengaluru, Karnataka, India (On-site)
Work modeNo
SourceLinkedin
ListedPosted 5 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
4 min from Linkedin publishing this role to us finding it
6 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
46,207 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Static Timing Analysis (STA) Engineer
Experience: 3 to 6 years of experience in STA.
Location :- Bangalore
Job Summary
The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics.
Key Responsibilities
Timing Sign-off and Analysis
Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.
Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).
MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).
Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.
Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.
Methodology and Flow
Develop, maintain, and enhance STA flows and methodologies to improve efficiency, robustness, and reduce analysis runtime.
Automate repetitive tasks and report generation using scripting languages.
Generate final timing reports and sign-off collateral for tape-out.
Education
Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.
Technical Skills
EDA Tools: Expert proficiency with industry-standard Electronic Design Automation (EDA) tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.

Work arrangement
No

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App