Live opening · Posted 3 days ago
At a glance
The key details from the original listing.
Your early-applicant advantage
Live timing from JobBeeper.
About the role
Description supplied by the original job listing.
Physical Design engineer - Innovus Experience, 2
Exp- 4+
NP- Immediate
Job Roles
Physical Design Planning
Floor planning: Create a floorplan that defines the placement of different functional blocks and components on the semiconductor die to optimize power, performance, and area (PPA).
Placement: Place and optimize logic cells, memory elements, and other IP blocks on the chip according to the floorplan. Balance trade-offs between area, timing, and power consumption.
Clock Tree Synthesis (CTS): Design and implement clock distribution networks to ensure synchronized clock signals throughout the chip, minimizing clock skew and jitter.
Qualifications: BTECH/MTECH
Experience: 4+ years of Experience
Location: Bangalore
Work arrangement
No
More openings worth a look
Recently tracked roles with full details and direct application links.