Live opening · Posted 3 days ago

Senior Design Verification Engineer

Vysmira Solutions · Bengaluru, Karnataka, India (On-site)
Linkedin No
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 3 days ago
CompanyVysmira Solutions
LocationBengaluru, Karnataka, India (On-site)
Work modeNo
SkillsPython
SourceLinkedin
ListedPosted 3 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
50 min from Linkedin publishing this role to us finding it
13 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
64,617 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Home
/
Careers
/
Open roles
/
Senior Design Verification Engineer
Open role
Senior Design Verification Engineer
A global semiconductor organisation with a design centre in Bengaluru
LOCATION Bengaluru, Karnataka
TYPE Permanent
EXPERIENCE 6–10 years
REFERENCE VYS-SEM-041
About The Role
What this role is.
Apply for this role
Our client is building out a verification team for a new SoC programme. This is a hands-on senior role with scope to influence methodology, not a headcount fill.
The team is small and the silicon is complex. You would own verification for one or more sub-systems end to end, from testplan through to sign-off.
What you'll do
Responsibilities.
Own the verification testplan for assigned sub-systems
Build and extend UVM testbench components and sequences
Drive coverage closure — functional, code and assertion
Debug failures with the design team and take them to root cause
Contribute to methodology and regression infrastructure
What we're looking for
Essential.
6+ years in ASIC or SoC design verification
Strong SystemVerilog and UVM
Demonstrable coverage-driven verification experience
At least one silicon tape-out you were personally accountable for
Comfortable owning debug through to root cause
Nice to have
Formal verification exposure
Low-power or UPF verification
Scripting in Python or Perl for regression tooling
What this role offers
Why it's worth a conversation.
A sub-system you own outright rather than a slice of someone else's testplan
A design team in the same building, not across timezones
Methodology input — this team is still shaping how it works
How to apply
One step.
Send your CV quoting reference VYS-SEM-041. One of our founders reviews every application personally.
Your application is confidential. We will not share your details with the hiring organisation without discussing the role with you first.
Apply for this role Browse all roles
Posted 4 August 2026
Closing 3 October 2026
Let's talk about the team you're building.
Tell us the role, the constraint and the timeline. We'll tell you honestly whether we're the right firm for it — and if we're not, we'll say so.
Start a conversation Call +91 76764 75813

Work arrangement
No

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App