Live opening · Posting date unavailable
Design Verification Engineer, Silicon Engineering
Google · Bengaluru, Karnataka, India
Live opening · Posting date unavailable
The key details from the original listing.
Description supplied by the original job listing.
Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience verifying digital logic at RTL using System Verilog for FPGAs and ASICs. Experience with UVM Testbenches/environments.
Recently tracked roles with full details and direct application links.