Sr Engineer, Design Verification

Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the world’s leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you.
Renesas employs roughly 21,000 people in more than 30 countries worldwide. As a global team, our employees actively embody the Renesas Culture, our guiding principles based on five key elements: Transparent, Agile, Global, Innovative, and Entrepreneurial. Renesas believes in, and has a commitment to, diversity and inclusion, with initiatives and a leadership team dedicated to its resources and values. At Renesas, we want to build a sustainable future where technology helps make our lives easier. Join us and build your future by being part of what’s next in electronics and the world.
Job Description
Opportunity for a talented individual for their memory interface products.
We are looking for a candidate with a strong background in verifying complex integrated circuits.
The candidate needs to have skills that are up to date with the latest IC verification tools and flow.
The candidate will work closely with design, and verification engineering.
In addition, strong collaboration and communication skills are a must.
Duties/Responsibilities:
Develop verification testbench components for chip/module level using System Verilog.
Use high-level concepts (Object-oriented, UVM, etc) to develop an extendable environment.
Define and execute detailed verification plan from spec working with architects and designer engineers
Experience in code coverage, functional coverage, assertions, cover groups, etc to achieve 100% verification completeness before tape-out.
Debug tests, regression failures and participate in silicon debugging and analysis.
Understanding or prior experience with Industry standard protocols like DDR4/DDR5/LPDDR5/DIMM (Dual In-line Memory Module) knowledge is preferred.
Qualifications
Bachelors or Masters in Electronics or Electrical Engineering with a minimum of 4-8 years of experience in design/verification management of highly complex projects.
Organized and creative thinker, motivated, and independent learner who can multitask in a dynamic environment, able to create and implement new solutions where required.
Must be good in building verification environments preferably using the verification subset of high-level languages like System Verilog (UVM).
Additional Information
Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.
At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.
We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.
Are you ready to join our team and shape the future with us?
Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Work arrangement
No