Live opening · Posted 4 days ago
ASIC Design Verification Engineer || Verilog, UVM, Testbench
Cisco · Bengaluru
JobBeeper subscribers received an alert for this role.
At a glance
The key details from the original listing.
CompanyCisco
LocationBengaluru
Experience7-12 Yrs
SalaryNot disclosed
SkillsVerification, Automation, Software testing, Design engineering, ASIC Verification, Cisco, Case
Source
Naukri
ListedPosted 4 days ago
About the role
Only a short excerpt is available here.
The full responsibilities and requirements may not be included. Sign in to open the original listing and confirm the details before applying.
Verification,Automation,Software testing,Design engineering,ASIC Verification,Cisco,Case,Test cases
Skills
Verification,Automation,Software testing,Design engineering,ASIC Verification,Cisco,Case,Test cases
Experience
7-12 Yrs
Your early-applicant advantage
Live timing from JobBeeper.
28 min
from Naukri publishing this role to us finding it
8 min
median time from a role going live to a subscriber being told
6 hours
subscribers had this role before this page existed
15,313
roles found in the last 24 hours — the newest are not on this site yet
More openings worth a look
Recently tracked roles with full details and direct application links.
Leader, People Consulting
Software Engineer
Software Development Engineer – C/C++ | Linux | Networking Protocols | Layer 2/Layer 3 | 8-12 Yrs
ASIC DFT Engineering Technical Leader | ATPG, MBIST, SSN, SCAN | 12+ years
Mechanical Engineering Technical Architect | Rack Server, Solid modelling, Structural Simulation, System Thermal Design | 15+ years
Customer Experience Splunk Technical Leader
Good roles move before most people even see them.
Tell JobBeeper what you want and get fresh matches delivered in minutes.
Create free account →