Live opening · Posted 4 days ago

Lead Product Engineer

Cadence Design Systems · SAN JOSE
Workday
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 4 days ago
CompanyCadence Design Systems
LocationSAN JOSE
SkillsPython
SourceWorkday
ListedPosted 4 days ago

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
High-performance and Power-Critical CPU and/or GPU Implementation and Methodology Engineer
Responsibilities / Skills
· Full-chip and block-level implementation from RTL to Signoff, including place-and-route, timing closure, physical verification, power analysis, and optimization.
Strong understanding of physical design fundamentals including floorplanning, placement, clock tree synthesis, routing, timing analysis, signal integrity, IR drop, and electromigration.
Experience with timing closure methodologies for setup, hold, power, and area optimization.
Familiarity with low-power implementation techniques including UPF/CPF, power gating, multi-voltage designs, clock gating, and leakage optimization.
Need to be automation savvy and able to develop scripts, utilities, and methodologies to improve productivity and design quality.
Prior experience in Python, Tcl, Perl, Shell, or other programming/scripting languages is a plus.
Exposure to machine learning and AI-assisted optimization techniques is a plus.
Familiarity with industry-standard implementation and signoff tools
Understanding of advanced technology nodes (5nm and below) and associated challenges including congestion, variability, power integrity, and manufacturability is desirable.
Strong debugging and problem-solving skills with the ability to analyze complex design issues and drive them to resolution.
Good communication skills and ability to work effectively with cross-functional teams including architecture, RTL, verification, methodology, and CAD teams.
Experience with data analytics, design-space exploration, or AI-driven optimization frameworks for improving PPA and productivity is highly desirable.
Experience in PPA optimization, design convergence, benchmarking, methodology development, and large-scale CPU/GPU implementation is a plus.
The annual salary range for California is $119,000 to $221,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.

Your early-applicant advantage

Live timing from JobBeeper.

Live data
5 min from Workday publishing this role to us finding it
9 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
15,507 roles found in the last 24 hours — the newest are not on this site yet
See available plans →

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Create free account →
⚡ Get fresh job alerts 📱 Get App