Live opening · Posted 1 day ago
(Sr./Staff) ISP RTL Design Engineer
OMNIVISION · Singapore, Singapore
JobBeeper subscribers received an alert for this role.
At a glance
The key details from the original listing.
CompanyOMNIVISION
LocationSingapore, Singapore
SkillsC++
Source
Jobvite
ListedPosted 1 day ago
About the role
Description supplied by the original job listing.
Responsibilities:
Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
Verify Logic at ISP level and Digital System level
Optimize Design for less gate count and low power consumption
Drive ISP Design activities in close collaboration with ISP Algorithm Team
Requirements:
Minimum MSEE, or BSEE, or equivalent, plus 3+ years of Digital Design and verification related experience
Experience / knowledge in CMOS Image Sensor and image signal processing (ISP)
Experience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.
Strong debugging and problem-solving skills
Good communication and interpersonal skills
Result oriented and adaptable to changes
Your early-applicant advantage
Live timing from JobBeeper.
5 min
from Jobvite publishing this role to us finding it
7 min
median time from a role going live to a subscriber being told
6 hours
subscribers had this role before this page existed
80,031
roles found in the last 24 hours — the newest are not on this site yet
More openings worth a look
Recently tracked roles with full details and direct application links.
Good roles move before most people even see them.
Tell JobBeeper what you want and get fresh matches delivered in minutes.
Create free account →