Live opening · Posting date unavailable
Silicon Micro Architecture and IP Design Lead, Google Cloud
Google · Bengaluru, Karnataka, India
Live opening · Posting date unavailable
The key details from the original listing.
Description supplied by the original job listing.
Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience in ASIC development with Verilog/SystemVerilog, and Vhsic Hardware Description Language (VHDL). Experience in micro-architecture and design of IPs and Subsystems. Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).
Recently tracked roles with full details and direct application links.