Live opening · Posted 18 days ago
At a glance
The key details from the original listing.
Your early-applicant advantage
Live timing from JobBeeper.
About the role
Description supplied by the original job listing.
About Company
At 7Rays Semiconductors (https://7rayssemi.com/), we provide end-to-end VLSI design solutions to help our clients achieve execution excellence. Our team of experts specializes in architecture, RTL design, verification, validation, physical design, implementation, and post-silicon validation using the latest technologies and methodologies
We work closely with our clients, building effective partnerships to deliver high-quality solutions tailored to their needs. With a proven track record of successful projects, we are committed to excellence and innovation in semiconductor design.
Design Verification Engineer
Location: Bangalore
Experience: 5+ Years
Job Description:
To Develop SV/UVM testbench for IP/SOC/ Subsystems, Integrate various VIPs, come up with a testplan, write focussed/random/constrained-random sequences, run regressions and debug. Write coverpoints and drive coverage . Develop scoreboard, checkers and monitors.
Requirement :
Should possess B.Tech/M.Tech in Electronics/VLSI or equivalent.
Experience in developing IP/SOC or SubSystems level testbenches from scratch.
Should be able to work in complex SV/UVM environment, modify testbench as per requirement.
Should be very well conversant with SV/UVM methodology, OOP concepts.
Should have worked on one or more domains/functions below
AXI, APB,AHB
SPI,I2C, UART
UCIe, PCIe, USB, Ethernet, CXL, Ucie, C2C, D2D
NoC/Interconnect verification
Should have involved in some of the below activities
Boot, Reset, Clock verification
Low Power Verification
Constraint Random sequence writing
Regression management and debug
Development of Scoreboard, Checkers and tracker.
Scripting language like PERL,PYTHON
AI/ML network understanding (good to have).
Work arrangement
No
More openings worth a look
Recently tracked roles with full details and direct application links.