Live opening · Posted 6 hours ago

Director, ASIC Physical Design

Nokia · United States
Oracle Hybrid
You are 6 hours behind. JobBeeper subscribers saw this role while it was still new.

At a glance

The key details from the original listing.

Posted 6 hours ago
CompanyNokia
LocationUnited States
Work modeHybrid
SourceOracle
Listed6 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
1 min from Oracle publishing this role to us finding it
5 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
73,681 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

We are seeking an experienced and visionary Director of ASIC Physical Design to strategically lead and direct our global physical design engineering teams. This pivotal role involves driving the physical implementation of complex ASICs from RTL to GDSII, with a strong emphasis on achieving optimal performance, ultra-low power, and area (PPA) targets on the latest technology nodes. The successful candidate will be responsible for defining advanced physical design methodologies, managing and developing teams across the USA, India, and Italy, fostering innovation, and collaborating closely with cross-functional engineering groups to deliver high-quality, manufacturable silicon, ensuring first-pass success under aggressive schedules.
Master's degree in Electrical Engineering, Computer Engineering, or a related field; Ph.D. preferred.
15+ years of progressive experience in ASIC physical design, with at least 8 years in a leadership or management role overseeing large, multi-site teams.
Deep expertise in all aspects of the ASIC physical design flow, including floorplanning, power planning, placement, CTS, routing, timing closure, power analysis, and physical verification.
Proven track record of successfully leading multiple complex ASIC tape-outs on advanced and latest technology nodes (e.g., 7nm, 5nm, 3nm and beyond), with significant experience in implementing and optimizing low-power design techniques.
Demonstrated experience in introducing and deploying new physical design methodologies, including experience with CoT flow, leading to successful GDSII release.
Strong command of industry-standard EDA tools from vendors such as Synopsys, Cadence, and Siemens EDA.
Understanding of AI for Physical Design flow development & required automation.
Understanding of Chip level IR analysis with required Package models.
Exceptional leadership, communication, and interpersonal skills, with the ability to influence and drive results across diverse, geographically dispersed teams.
Demonstrated ability to attract, develop, and retain top engineering talent globally.
Preferred Qualifications:

Work arrangement
Hybrid

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App