Live opening · Posted 17 days ago

Design Verification Engineer

Chiplogic Technologies · Bengaluru, Karnataka, India (On-site)
Linkedin No
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 17 days ago
CompanyChiplogic Technologies
LocationBengaluru, Karnataka, India (On-site)
Work modeNo
SourceLinkedin
ListedPosted 17 days ago

About the role

Description supplied by the original job listing.

Company Description Chiplogic Technologies (Chiplogic) is an IP and product engineering services company founded in 2018, specializing in Semiconductor, Systems, IoT, and AI/ML solutions. The organization delivers high-quality, dependable engineering services, supporting customers from concept to silicon. Chiplogic provides Offshore Development Center (ODC) and full turnkey semiconductor design and system solutions, including proof-of-concept (POC) projects. The company also offers IoT system solutions and AI/ML services built around its proprietary VISARD™ (Video Synthesis And Real-time Dynamics) framework, enabling advanced video and real-time analytics applications.
Role Description The Design Verification Engineer Senior role is a full-time, on-site position based in Bengaluru. Key Responsibilities
Develop and execute verification plans for complex SoC designs.
Build and maintain SystemVerilog/UVM-based verification environments.
Develop test cases using SystemVerilog, UVM and C.
Perform SoC-level verification, subsystem verification and integration testing.
Work with standard interfaces and protocols such as AXI, AHB, APB, PCIe, I2C, SPI or UART.
Debug simulation failures and perform functional and code coverage analysis.
Collaborate with RTL design, architecture and software teams to achieve verification closure.
Required Skills
Minimum 5 years of hands-on Design Verification experience.
Strong experience in SoC verification and C-based verification.
Proficiency in SystemVerilog, UVM and assertion-based verification.
Experience with simulation and debugging tools from Synopsys, Cadence or Siemens EDA.
Good understanding of coverage-driven verification, constrained-random testing and verification methodologies.
Strong debugging, analytical and communication skills.

Work arrangement
No

Your early-applicant advantage

Live timing from JobBeeper.

Live data
14 min from Linkedin publishing this role to us finding it
28 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
59,940 roles found in the last 24 hours — the newest are not on this site yet
See available plans →

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Create free account →
⚡ Get fresh job alerts 📱 Get App