Live opening · Posted 4 days ago

Product Validation Engineer

Siemens EDA (Siemens Digital Industries Software) · Noida, Uttar Pradesh, India (Hybrid)
Linkedin Hybrid
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 4 days ago
CompanySiemens EDA (Siemens Digital Industries Software)
LocationNoida, Uttar Pradesh, India (Hybrid)
Work modeHybrid
SkillsPython, C++
SourceLinkedin
ListedPosted 4 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
6 min from Linkedin publishing this role to us finding it
35 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
63,582 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Product Validation Engineer | Siemens EDA (Contract)
Join our team and be part of a group developing and validating next generation C++ and SystemC based verification and coverage technologies.
Location: Noida
Role: Product Validation Engineer - CCOV
Experience: Fresher / Entry Level
What You'll Do
• Work on validation and verification of CCOV (Catapult Coverage) features and enhancements.
• Develop and execute test cases to validate functional and coverage related features.
• Analyze requirements and create effective test plans and validation strategies.
• Debug failures across C++, SystemC, Verilog/SystemVerilog and tool flows.
• Participate in regression execution, failure analysis and release quality validation.
• Improve and automate validation flows using scripting and other productivity tools.
• Contribute to technical discussions, reviews and continuous improvement of product validation methodologies.
What We Are Looking For
• Strong fundamentals in C++ and object oriented programming.
• Strong understanding of Digital Electronics and Digital Logic.
• Good knowledge of Verilog and SystemVerilog.
• Good understanding of RTL design and functional verification concepts.
• Strong debugging and problem solving skills.
• Ability to analyze failures, identify root causes and systematically debug complex issues.
Good to Have
• Knowledge of SystemVerilog Assertions (SVA).
• Knowledge of UVM and verification methodologies.
• Understanding of Static Timing Analysis (STA).
• Experience with SystemC or C++ based hardware modelling.
• Scripting knowledge in Python, Perl, Tcl, Shell, or similar languages.
• Familiarity with EDA tools, simulation, synthesis, or coverage concepts.
Education
• B.Tech / B.E. or M.Tech / M.E. in Electronics, Electrical, Computer Science, or a related engineering discipline.
• Fresh graduates with strong technical fundamentals are encouraged to apply.
📩 Interested candidates can share their resumes with me via LinkedIn DM or email at savinay.salooja.ext@siemens.com

Work arrangement
Hybrid

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App