Live opening · Posted 2 days ago

Embedded Python Engineer and STA Lead

Core ASIC Inc · Bengaluru, Karnataka, India (On-site)
Linkedin No
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 2 days ago
CompanyCore ASIC Inc
LocationBengaluru, Karnataka, India (On-site)
Work modeNo
SkillsPython
SourceLinkedin
ListedPosted 2 days ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
11 min from Linkedin publishing this role to us finding it
5 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
47,610 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

Company Description Core Asic Inc is a customer-focused VLSI design and verification services company with operating entities in Bangalore, India and Austin, Texas. The company provides complete spec-to-silicon turnkey solutions, including firmware co-development, for clients across diverse semiconductor and IoT applications. Its experienced team of engineers and technology experts delivers silicon-proven platform solutions for IP design and verification, VIP development, SoC verification, and emulation services. Core Asic emphasizes on-time delivery, strong client alignment, and a focus on technology, time-to-market, and ROI to serve as a long-term partner in growth for its clients.
Embedded Python Engineer:
Years Of Experience: 7-10 years
Key skills:Python Scripting, Embedded Systems, Linux, Automation Frameworks, Test Development, Shell Scripting, Debugging
Job Description: Design and develop Python-based automation frameworks for embedded platforms. Build regression and validation suites, automate testing workflows, debug embedded software issues, and integrate automation solutions into CI/CD environments.
STA Lead:
Years Of Experience: 7-10 Years
Key skills:Static Timing Analysis, PrimeTime, Timing Closure, Constraints Development, MCMM Analysis, Signal Integrity, Crosstalk Analysis, Sign-off
Job Description:
Drive block and chip-level timing closure activities. Develop timing constraints, perform MCMM analysis, identify setup and hold violations, conduct SI and crosstalk analysis, and collaborate with RTL, Synthesis and Physical Design teams for final timing sign-off.

Work arrangement
No

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App