Live opening · Posted 8 hours ago

Design Engineer I

Cadence Design Systems · CARY
Workday
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 8 hours ago
CompanyCadence Design Systems
LocationCARY
SkillsPython
SourceWorkday
ListedPosted 8 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
1 min from Workday publishing this role to us finding it
4 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
64,984 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We are a small group of individuals designing among the most complex chip in the world getting into the award-winning Cadence Design Systems Palladium platform…
As such we are seeking an experienced DFT engineer which role will span across the full spectrum of the DFT implementation: from architecture definition through silicon testing and debug.
A bonus, this individual will have cross functional teams’ interactions not only within our group; but across Cadence and the multiple BU involved in our developments.
Key responsibilities:
Define and implement SoC level DFT architecture for large and complex designs.
Develop, integrate, and support SCAN, ATPG, MBIST, BSCAN and iJTAG.
Perform DFT insertion, verification, and coverage analysis at block and SoC levels.
Drive pre-silicon DFT sign-off, including DRC closure and coverage targets.
Support post-silicon debug, failure analysis and yield learning.
Collaborate with RTL, verification, physical design and operation teams.
Qualifications:
BS degree
At least 3 years of hands-on experience in SoC DFT.
Must-have skills:
Strong expertise in SCAN, ATPG, MBIST.
Experience with pre-silicon validation and post-silicon debug.
Strong problem solving and debugging skills.
Ability to work effectively in a cross-functional engineering environment.
Good-to-have skills:
Scripting experience (TCL, Perl, Python or equivalent) for flow automation and analysis.
Experience with IP-level DFT integration and reuse.
Exposure to low-power DFT considerations and complex clocking architectures.
Familiarity with manufacturing test flows and silicon yield improvement.
The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App