Live opening · Posted 19 hours ago

Sr Principal Design Engineer

Cadence Design Systems · CARY
Workday
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 19 hours ago
CompanyCadence Design Systems
LocationCARY
SkillsPython
SourceWorkday
ListedPosted 19 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
12 min from Workday publishing this role to us finding it
3 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
67,649 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
We offer amazing opportunities to grow, no matter where you are in your career.
This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links.
The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects. This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure.
Candidate must have a thorough understanding of the following:
Mixed-signal circuit design fundamentals
Mixed-signal circuit design and verification flows
Cadence analog design environment
Basic signal processing concepts
Familiarity with the following items is a plus:
Serial link design techniques
Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques
MATLAB or C to facilitate architecture development
Hardware description languages such as SystemVerilog or VerilogA for functional model development
Scripting languages such as Perl or Python for automation
Silicon validation testing knowledge and experience
Other requirements:
Excellent verbal and written communication skills
Ph.D. EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies
The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
Be proud and passionate about the work you do. Together, our One Cadence -- One Team culture drives our success.
We’re doing work that matters. Help us solve what others can’t.

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App