Live opening · Posted 14 hours ago

Digital IC Design Verification Engineer

Ladders · United States (Remote)
Linkedin Yes
JobBeeper subscribers received an alert for this role.

At a glance

The key details from the original listing.

Posted 14 hours ago
CompanyLadders
LocationUnited States (Remote)
Salary$173K/yr - $259K/yr
Work modeYes
SkillsPython
SourceLinkedin
ListedPosted 14 hours ago

Your early-applicant advantage

Live timing from JobBeeper.

Live data
5 min from Linkedin publishing this role to us finding it
21 min median time from a role going live to a subscriber being told
6 hours subscribers had this role before this page existed
63,195 roles found in the last 24 hours — the newest are not on this site yet
Start your free trial →

About the role

Description supplied by the original job listing.

For our client, we are seeking a Digital IC Design Verification Engineer to join the team of a leader in the Media space.
This role will support the design and verification of digital integrated circuits for advanced consumer technology applications. The engineer will collaborate closely with cross-functional hardware teams to ensure robust functionality, efficient implementation, and high-quality execution. The work will span layout strategy, scripting-driven design flow improvements, and support for full-chip planning and integration. This is a hands-on opportunity to contribute to complex mixed-signal and analog-intensive designs in a fast-paced media environment.
Location: Remote - US based candidates only, no visa sponsorship available
Compensation: $173,000 – $259,000 annually
Responsibilities
Collaborate with a multi-disciplinary team on display IC designs for augmented reality applications
Perform cell and block layout for analog and mixed-signal circuits
Develop reusable scripts to enhance design flow and efficiency
Implement layout strategies to optimize area, performance, and power
Support IC floor planning and place & route for full-chip designs
Provide schedule and cost inputs to program management
Create and present design documentation for internal reviews
Qualifications
BSEE or equivalent experience required
5+ years of custom layout experience
Strong knowledge of Cadence Virtuoso and Mentor/Siemens Calibre tool suites
Proficient in scripting languages such as TCL, SKILL, Perl, Python, and Shell
Extensive understanding of signal integrity and layout effects
Experience with designs including SRAM, PLLs, and ADCs
Familiarity with 22nm and below CMOS foundry design rules preferred
Benefits
Paid parental leave
Comprehensive medical coverage
Emotional and mental health support programs
Compensation packages that include equity options
In-person collaboration to strengthen team culture
Our client is an equal opportunity employer. We encourage you to apply even if you don’t meet every qualification—your background could be exactly what this team needs.

Work arrangement
Yes

Get JobBeeper Mobile App

Never miss a job opening! Get instant job alerts on your phone.

Subscribers see fresh openings within minutes. Download the JobBeeper App on Google Play to get real-time push notifications and apply before anyone else.

⚡ Instant Push Alerts 🎯 Tailored Filters 🚀 Direct Employer Links
GET IT ON Google Play

More openings worth a look

Recently tracked roles with full details and direct application links.

6 roles
Good roles move before most people even see them. Tell JobBeeper what you want and get fresh matches delivered in minutes.
Start your free trial →
⚡ Get fresh job alerts 📱 Get App